**FIGURE 1A**

10




FIGURE 1B




FIGURE 1B (CONT.)




FIGURE 1C




FIGURE 2



205040" 220EE00T

7/40







FIGURE 3 (CONT.)



# FIGURE 3 (CONT.)





**FIGURE 4A**




FIGURE 4B





FIGURE 5



**FIGURE 6**




FIGURE 7




FIGURE 8A





FIGURE 8B





# FIGURE 9A

90a




FIGURE 9B




FIGURE 10






FIGURE 12A




FIGURE 12B

100




FIGURE 13






FIGURE 14A





**FIGURE 15**




FIGURE 16




FIGURE 17

# TIMER CONFIGURATION




FIGURE 18



# PWM CONFIGURATION




FIGURE 20

# TX UART CONFIGURATION




FIGURE 21



# RX UART CONFIGURATION




FIGURE 22

# SPI MASTER CONFIGURATION




FIGURE 23

# SPI SLAVE CONFIGURATION




FIGURE 24




FIGURE 25







FIGURE 26

**FIGURE 27**

**FIGURE 28**

**FIGURE 29**